

#### Hex Inverter Gate Logic IC in bare die form

Rev 1.0 22/04/19

#### Description

The 74HC04 hex inverter gate is fabricated on a 2.5 µm CMOS process combining high speed LSTTL performance with CMOS low power. The device contains six independent inverters with standard push-pull outputs which perform the Boolean function  $Y = \bar{A}$  in positive logic. Internal circuitry comprises of three stages and includes buffered output for high noise immunity and stability. Inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

#### Features:

- Output Drive Capability: 10 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface CNOC NMOS and TTL
- Operating Voltage Range: 2X to 6V
- Function compatible with 54LS04
- High Noise Immunity CMOS process.

### **Ordering Information**


The following part suffixes apply:

No suffix - MIL-STD-883 /2010B Visual Inspection.

For High Reliability versions of this product please see

54HC04

### Die Dipiensions in µm (mils)



## Supply Formats:

- Defaut Die in Waffle Pack (400 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

### **Mechanical Specification**


Die Size (Unsawn)	1300 x 1350 51 x 53	µm mils
Minimum Bond Pad Size	106 x 106 4.17 x 4.17	µm mils
Die Thickness	350 (±20) 13.78 (±0.79)	μm mils
Top Metal Composition	Al 1%Si 1.1μ	m
Back Metal Composition	N/A – Bare S	Si






#### Rev 1.0 22/04/19

### Pad Layout and Functions



PAD	FUNCTION	COORDIM	ATES (mm)
FAD	FUNCTION	Х	Υ Υ
1	1A	0.112	0.555
2	1Y	2.112	0.2705
3	2A	0.3815	0.12
4	21	0.5535	0.12
5	3A	0.7365	0.12
6	31	1.047	0.12
7	GND	1.047	0.4445
d	4Y	1.047	0.798
	4A	1.047	0.967
10	5Y	0.802	1.085
11	5A	0.5295	1.085
12	6Y	0.338	1.085
13	6A	0.112	0.967
14	V <sub>CC</sub>	0.112	0.7835
CON	NECT CHIP BA	CK TO V <sub>CC</sub> C	R FLOAT

# Logic Diagram



### **Truth Table**

INPUTS	OUTPUT				
Α	Y				
Н	L				
L	Н				
H = High level (steady state)					
L = Low level	(steady state)				





Rev 1.0 22/04/19

# Absolute Maximum Ratings<sup>1</sup>

PARAMETER	SYMBOL	VALUE	UNIT
DC Supply Voltage (Referenced to GND)	V <sub>CC</sub>	-0.5 to +7.0	V
DC Input Voltage (Referenced to GND)	V <sub>IN</sub>	-0.5 to V <sub>CC</sub> +0.5	<b>Y</b>
DC Output Voltage (Referenced to GND)	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	
DC Input Current	I <sub>IN</sub>	±20	mA
DC Output Current, per pad	I <sub>OUT</sub>	±25	mA
DC Supply Current, V <sub>CC</sub> or GND	I <sub>CC</sub>	±50	mA
Power Dissipation in Still Air <sup>2</sup>	P <sub>D</sub>	750	mW
Storage Temperature Range	T <sub>STG</sub>	-65 (0 150	°C

<sup>1.</sup> Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die alach and assembly method.

# Recommended Operating Conditions<sup>3</sup> (Voltages referenced to GND)

PARAMETER	SYMBOL		MIN	MAX	UNITS			
Supply Voltage	V <sub>CC</sub>		*2	6	V			
DC Input or Output Voltage	$V_{IN}$ , $V_{OUT}$		<b>*</b> 0	V <sub>CC</sub>	V			
Operating Temperature Range	T <sub>J</sub>		-40	+85	°C			
		V <sub>CC</sub> = 2V	0	1000				
Input Rise or Fall Times	t <sub>r</sub> , t <sub>f</sub>	V <sub>CC</sub> = 4.5V	0	500	ns			
		V <sub>CC</sub> <del>=</del> o.0V	0	400				

<sup>3.</sup> This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \le (V_{IN} \text{ or } V_{OUT} \le V_{CC})$ . Unused outputs must be left open.

## DC Electrical Characteristics (Voltages Referenced to GND)

PARAMETER	SYMBOL	V <sub>cc</sub> CONDITIONS	CONDITIONS	LIMITS			UNITS
I AIVAILE I EIV	TAIGMETER	<b>V</b> CC	CC CONDITIONS	25°C	85°C	FULL RANGE⁴	Julio
Minimum High-Level Input Voltage		2.0V	$V_{OUT} = 0.1V \text{ or}$ $V_{CC} - 0.1V$ $\left  I_{OUT} \right  \le 20\mu\text{A}$	1.5	1.5	1.5	
	V <sub>IH</sub>	3.0V		2.1	2.1	2.1	V
	V IH	4.5V		3.15	3.15	3.15	
*		6.0V		4.2	4.2	4.2	
		2.0V		0.5	0.5	0.5	
Maximum Low-Level Input Voltage	V	3.0V	$V_{OUT} = 0.1V \text{ or}$	0.9	0.9	0.9	V
	V <sub>IL</sub>	4.5V	V <sub>CC</sub> -0.1V   I <sub>OUT</sub>   ≤ 20μA	1.35	1.35	1.35	V
		6.0V	.001  = <b>20 </b>	1.8	1.8	1.8	

<sup>4. -40°</sup>C ≤ T<sub>J</sub> ≤ +85°C





Rev 1.0 22/04/19

# DC Electrical Characteristics Continued (Voltages Referenced to GND)

PARAMETER	SYMBOL	V <sub>cc</sub> CONDITIONS	LIMITS			UNITS	
	OTHIBOL	• 66	CONDITIONS	25°C	85°C	FULL RANGE⁴	
		2.0V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	1.9	1.9	1.9	V
		4.5V	V <sub>IN</sub> - V <sub>IH</sub> OI V <sub>IL</sub>   I <sub>OUT</sub>   ≤ 20μA	4.4	4.4	4.4	
		6.0V	1 9911 1	5.9	5.9	5.9	
Minimum High-Level Output Voltage	V <sub>OH</sub>	3.0V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 2.4 \text{mA}$	2.48	2.34	2.54	
		4.5V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 4.0 \text{mA}$	3.98	3.84	3.84	V
		6.0V	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 5.2 \text{mA}$	5.48	5.4	5.34	
		2.0V	$V_{IN} = V_{IL} \text{ or } V_{IL}$	0.1	0	0.1	
		4.5V	$\left  I_{OUT} \right  \le 20 \mu A$	0.1	0.1	0.1	V
		6.0V		0.1	0.1	0.1	
Maximum Low-Level Output Voltage	V <sub>OL</sub>	3.0V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 2.4 \text{mA}$	0.26	0.33	0.33	
		4.5V	$V_{IN} = V_{IL} \text{ or } V_{IL}$ $\left  I_{OUT} \right  \le 4.0 \text{mA}$	0.26	0.33	0.33	V
		6.0V	$V_{IN} = V_{IL}$ or $V_{IL}$ $ V_{UT}  \le 5.2$ mA	0.26	0.33	0.33	
Maximum Input Leakage Current	I <sub>IN</sub>	6.0V	V <sub>IV</sub> = V <sub>CC</sub> or GND	±0.1	±1.0	±1.0	μΑ
Maximum Quiescent Supply Leakage Current	Icc	0.00	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0\mu A$	1	10	10	μА

## AC Electrical Characteristics<sup>5</sup>

PARAMETER 🖊	SYMBOL	Voc	V <sub>cc</sub> CONDITIONS	LIMITS			UNITS
1 AIVAINE LEIV	OTHECE	• 66		25°C	85°C	FULL RANGE⁴	Oitilo
Carbar 1		2.0V		75	95	95	
	t t	3.0V	3.0V $C_L = 50 pF,$ $t_r = t_f = 6 ns$ 6.0V	30	40	40	ns
	t <sub>PLH</sub> , t <sub>PHL</sub>	4.5V		15	19	19	
(Figure 1,2)		6.0V		13	16	16	
Maximum Output Rise		2.0V		75	95	95	
and Fall Time, Any Output	tt	3.0V	C <sub>L</sub> = 50pF,	27	32	32	ns
	t <sub>TLH</sub> , t <sub>THL</sub>	4.5V	$t_r = t_f = 6$ ns	15	19	19	115
(Figure 1,2)		6.0V		13	16	16	

<sup>5.</sup> Not production tested in die form, characterized by chip design and tested in package.





## AC Electrical Characteristics Continued<sup>5</sup>

Rev 1.0 22/04/19

PARAMETER	SYMBOL	V <sub>cc</sub> CONDITIONS	CONDITIONS		UNITS		
	OTHIBOL		CONDITIONS	25°C	85°C	FULL RANGE⁴	
Maximum Input Capacitance	C <sub>IN</sub>	-	-	10	10	10	pF
Power Dissipation Capacitance Per Gate <sup>6</sup>	C <sub>PD</sub>	-	$T_A = 25^{\circ}C,$ $V_{CC} = 5.0V$		TYPI 2		pF

**<sup>6.</sup>** Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

# Switching Waveform





Figure 1 – Propagation Delay & Output Transition Time

est Circuit



<sup>\*</sup> Includes all probe and jig capacitance

Figure 2

DISCEAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

